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We have observed multimode transport and high ON/OFF ratio in silicon nanochain devices.
Silicon nanochains grown by thermal evaporation of SiO solid sources consisted of chains of
silicon nanocrystals 10 nm in diameter, separated by SiO2 regions. The devices were fabricated
using electron beam lithography on SiO2 thermally grown on silicon substrate. These devices
exhibited high ON/OFF current ratio up to 104. The inverse subthreshold slope as small as
500mV/decade was observed in these devices. Therefore, we believe silicon nanochains hold
great potential to be used in field effect transistors. VC 2012 American Institute of Physics.
[http://dx.doi.org/10.1063/1.3694046]
One-dimensional nanostructures are attractive compo-
nents of future nanoelectronic devices such as field effect
transistors (FETs).1–11 For this reason, semiconductor nano-
wires and carbon nanotubes have been used as channel mate-
rial in FETs. Cui et al. studied high performance FETs based
on silicon nanowires prepared by nanocluster-mediated
growth method.1 More recently, silicon nanowires grown by
Au-catalyzed vapor-transport method have been utilized to
fabricate top-gated FETs.2 Heinze et al. demonstrated opera-
tion of carbon nanotube transistors as Schottky barrier tran-
sistors.3 ZnO nanowires and graphene have also been used in
fabrication of FETs.5,12 The device concepts based on band
to band tunnelling4 have also been demonstrated in silicon
and InAs nanowire FETs.5,6 However, silicon based one-
dimensional nanostructures are of considerable interest due
to their compatibility with present industry. In view of this,
we investigate possibility of silicon nanochains to be used in
FETs. Silicon nanochain is a unique necklace like structure
where a nanowire takes the form of silicon nanocrystals
(SiNCs) separated and covered by SiO2.
13–18 Silicon nano-
chains have attracted some attention recently.13–18 Kohno
et al. reported tunnelling electron transport in silicon nano-
chains during in situ scanning electron microscopy.13 Tang
et al. investigated the microstructure and field emission prop-
erties of boron doped silicon nanochains.19 It has also been
demonstrated that silicon nanochains have great potential to
fabricate room and low temperature single electron
transistors.16–18 However, there are no studies on potential
use of silicon nanochains as functional components of field
effect transistors.
To explore the possibility of use of silicon nanochains in
field effect transistor, we investigate electron transport in
multiple silicon nanochain devices. We fabricate back gated
devices, where multiple nanochains were present as channel
between source and drain contacts. The silicon nanochains
were prepared by thermal evaporation of silicon monoxide.20
The silicon nanochains consisted of a chain of SiNCs
10 nm in diameter separated and covered by SiO2. Clear in-
dication of multimode transport during electrical character-
isation of silicon nanochain devices was observed. These
devices exhibited subthreshold slope as small as 500mV/
decade. High ON/OFF current ratio 104 was also observed
in these devices. The characteristics of the silicon nanochain
FETs can be improved by reducing the gate oxide thickness
and doping the nanochains.
The silicon nanochains were synthesised by thermal
evaporation of 99.99% pure silicon monoxide powder, at
1400 C in a quartz tube furnace. Argon gas was used to carry
the vapour through the tube. Silicon nanochains were synthes-
ised in a cooler part of the furnace at 900 C–950 C, and the
nanochains were undoped. In addition, nanowires were also
present in the grown samples. Depending on the growth con-
ditions, 50%–90% of the final product takes the form of sili-
con nanochains. The nanochains may be considered as chains
of SiNCs, separated by SiO2 regions. Figure 1(a) shows a
transmission electron micrograph of a silicon nanochain. The
SiNC diameter varies from <10 nm to 30 nm, and the sepa-
ration varies from 15 nm to 40 nm. SiNC is covered by a
thin SiO2 layer, 1 nm–3 nm thick. The separation betweena)Electronic mail: fac221@pieas.edu.pk.
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the SiNCs varies from approximately the diameter of the
SiNCs, to well below this value. Figure 1(b) shows a scanning
electron micrograph of a silicon nanochain deposited on SiO2.
The silicon nanochain devices were fabricated by defin-
ing aluminium contacts to silicon nanochains, using
electron-beam (e-beam) lithography in poly methyl methac-
rylate resist. The devices were defined on silicon substrate
covered with a 200 nm thick thermally grown SiO2. The
silicon was doped n-type to a concentration of 1 1019/cm3
and it formed a global back-gate. Initially, an array of Cr/Au
alignment marks was fabricated by e-beam lithography on
the SiO2 layer. The array of alignment marks was used for
alignment purpose during successive lithography steps.
Next, the surface of the top SiO2 layer was treated with hex-
amethyldisilizane vapour treatment to improve the adhesion
between nanochains and SiO2. 0.1mg of silicon nanochains
were then dissolved in 3ml isopropyl alcohol (IPA) using ul-
trasonic tip agitation for 5min. The silicon nanochains were
then spun onto the sample at 5000 rpm. Finally, aluminium
contacts were evaporated on to the silicon nanochains, after
wet etching of the SiO2 layer around the silicon nanochains
in the contact regions.
Figure 1(c) shows top view of a silicon nanochain de-
vice, respectively. Figure 1(d) shows a schematic diagram of
the nanochain device. The ID-VDS characteristics of the devi-
ces were then measured in vacuum (106 mBar) using a
needle prober (BCT-43MDC, Nagase & Co. Ltd.) and an
Agilent 4156C parameter analyser. The source-drain separa-
tion was 350 nm and few silicon nanochains were present
between source and drain contacts in this device (Fig. 1(c)).
Figure 2(a) plots the room temperature output curves
(ID-VDS) for device A at VGS¼10 V, 5 V, 0V, and þ5V.
FIG. 1. (a) Transmission electron micrograph of Si nanochains, prepared by
thermal evaporation of SiO. The image is slightly under-focused to empha-
size diameter variations. A JEOL 200CX transmission electron microscope
was used. (b) Scanning electron micrograph of a Si nanochain deposited on
SiO2. (c) Scanning electron micrograph of a Si nanochain device. (d) Sche-
matic of a Si nanochain device.
FIG. 2. (a) ID-VDS characteristics of a Si nanochain device (device “A”)
at 300K. (b) Log-linear plot of ID-VGS characteristics of device “A.” (c)
ID-VGS characteristics of a Si nanowire device (device “B”) at 300K.
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The curves are nonlinear indicating that the contacts between
nanochains and metal leads are not ohmic, but rather a
Schottky barrier is present.21 Typical total device resistance
in the ON state is 25GX. The high device resistance is
expected due to undoped nature of nanochains. We note,
however, that the output curves are non-symmetric indicat-
ing that contacts are in general nonequivalent. A wide distri-
bution of contact resistances may exist for a single
fabrication process, leading to a situation where only a few
nanochains are dominating the electrical transport for an
individual device.
Figure 2(b) shows the transfer characteristics of the
same device A. The gate leakage IG remains within the noise
level, <0.1 pA (not shown). The values of ID, IS, and IG con-
firm that the current flows through the silicon nanochains
and not via the gate. ID is low in value because of the small
size and undoped nature of the SiNCs. In this device, strong
dependence of ID on VGS is observed. ID increases as the VGS
is decreased and ID is blocked when VGS is increased. This
indicates that the nanochain transistor behaves as p-type
transistor. The behaviour is similar to previous reports,
where it has been demonstrated that undoped nanowire FETs
usually behave as p-type transistor.20,22 The nanochain FETs
exhibits ambipolar behaviour. The current due to electrons,
however, always shows a lower subthreshold slope compared
to holes as can be seen from Figure 2(b). All nanochain devi-
ces exhibited similar characteristics. The transconductance
0.1 pS was determined for this device. The value is low
because of undoped nature of the nanochains. The value can
be improved by doping the nanochains. Further, reduction in
gate oxide will also improve the transconductance value.23
The inverse subthreshold slopes S of the device A at
VDS¼6, 4, and 2 V are 500mV/decade, 500mV/dec-
ade, and 1000mV/decade, respectively, was extracted from
Figure 2(b). The obtained values of the S are not close to
ideal value of S at room temperature, i.e., 60mV/decade.
However, these values are better than the values of S
obtained for silicon nanowire tunnelling FETs.5 However,
the values of S can be further reduced by decreasing the gate
oxide thickness.24 In our devices, we used gate oxide thick-
ness 200 nm. Therefore, there is great potential to improve
the value of S in our devices by reducing the gate oxide
thickness below 50 nm. The ON/OFF current ratio of this de-
vice increases from 102 at VDS¼2V to 104 at VDS¼4V
and it remains 104 at VDS¼6V. Figure 2(c) shows the
transfer characteristics of a device B with source drain sepa-
ration 500 nm. The inverse subthreshold slopes S of the de-
vice at VDS¼6, 4 volts is 600mV/decade. The ON/
OFF current ratio of this device is 103.
Figure 3(a) shows the presence of step-like features in
the ID-VGS characteristics of the device A. This may be due
to stepwise increase of current carrying 1D modes in the
nanochains when VGS is increased, i.e., made more negative
in present case (p-type FET). Appenzeller et al. observed
similar step-like behaviour in carbon nanotube FETs.25 They
argued that such steps can be made visible by introducing
scattering sites such as doping the nanotube. Here, in present
case, the scattering sites may be present at the silicon nano-
crystal/SiO2 interface. They further argued that multimode
transport can appear for small diameter nanotubes, where the
current through one subband saturates when current level
reaches the current level associated with the quantized con-
ductance 4e2/h. In our nanochains, the silicon nanocrysals
forming the nanochain are of very small diameter (large sep-
aration between subbands) and, therefore, it is expected that
multimode transport may be visible in nanochains at room
temperature. Many silicon nanochain devices exhibited such
step-like behaviour. Figure 3(b) shows the multimode trans-
port in another silicon nnaochain device C.
In conclusion, we have observed large ON/OFF ratio
and multimode transport in silicon nanochain FETs. Si nano-
chains were grown by thermal evaporation of SiO solid sour-
ces. The nanochains consisted of chains of SiNCs 10 nm in
diameter, separated by SiO2 regions. High ON/OFF current
ratio up to 104 has been observed in these devices. Further,
the inverse subthreshold slope S 500mV/decade is
observed in these devices. ON/OFF current ratio and S can
be improved by reducing the gate oxide thickness and doping
the nanochains. Therefore, we believe silicon nanochains
hold great potential to be used in fabricating FETs.
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FIG. 3. (a) Linear-linear plot of ID-VGS characteristics of device “A” at
VDS¼2 V and (b) device “C” at VDS¼20 V showing step-like behaviour.
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